

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**In re Application of :**

Andrew Rankin

Serial No. :

09/972,100

Filed :

October 05, 2001

For :Spice To Verilog Netlist Translator
and Design Methods Using Spice to
Verilog and Verilog to Spice
Translation**Group Art Un**

2825

Examiner:

Thompson, Anette M.

Atty Docket :

LSL30US01 / 01-225

I hereby certify that this correspondence is being deposited with the U.S.
Postal Service as First Class Mail in an envelope addressed to:
Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450,
on the date below:

Connie Del Castillo

4/15/04

Date

Connie Del Castillo

Signature

CERTIFICATION UNDER 37 C.F.R. 3.73(b)

Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

Sir:

LSI Logic Corporation, a Delaware corporation, certifies that it is the assignee of the entire right, title and interest in the patent application.

The undersigned has reviewed all the documents in the chain of title of the patent application identified above and, to the best of the undersigned's knowledge and belief, title is in the assignee identified above.

The undersigned (whose title is supplied below) is empowered to act on behalf of the assignee.

I hereby declare that all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further, that these statements are made with the knowledge that willful false statements, and the like so made, are punishable by fine or imprisonment, or both, under Section 1001, Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

LSI Logic Corporation
1551 McCarthy Blvd., MS D-106
Milipitas, CA 95035
(408) 433-7475

Date: 4/14/04

Respectfully submitted,


Sandeep Jaggi
Chief IP Counsel
Corporate Assistant Secretary
LSI LOGIC CORPORATION